

## Wide bandwidth dual bipolar operational amplifier

#### **Features**

- Operating from V<sub>CC</sub> = 2.5 V to 5.5 V
- 200 mA output current on each amplifier
- High dissipation package
- Rail-to-rail input and output
- Unity-gain stable

### **Applications**


- Hall sensor compensation coil
- Servo amplifier
- Motor driver
- Industrial
- Automotive

## **Description**

The TS982 is a dual operational amplifier able to drive 200 mA down to voltages as low as 2.7 V.

The SO-8 exposed-pad package allows high current output at high ambient temperatures making it a reliable solution for automotive and industrial applications.

The TS982 is stable with a unity gain.



Contents TS982

# **Contents**

1	Abso	Absolute maximum ratings and operating conditions 3				
2	Electrical characteristics					
3	Appl	ication information	14			
	3.1	Exposed-pad package description	14			
	3.2	Exposed-pad electrical connection	14			
	3.3	Thermal management benefits	15			
	3.4	Thermal management guidelines	15			
	3.5	Parallel operation	16			
4	Pack	age information	17			
5	Orde	ering information	19			
6	Revi	sion history	19			

## 1 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings (AMR)

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage <sup>(1)</sup>	6	V
V <sub>in</sub>	Input voltage	-0.3 V to V <sub>CC</sub> +0.3 V	V
T <sub>oper</sub>	Operating free-air temperature range	-40 to + 125	°C
T <sub>stg</sub>	Storage temperature	-65 to +150	°C
Tj	Maximum junction temperature	150	°C
R <sub>thja</sub>	Thermal resistance junction to ambient <sup>(2)</sup>	45	°C/W
R <sub>thjc</sub>	Thermal resistance junction to case	10	°C/W
	Human body model (HBM)I <sup>(3)</sup>	2	kV
ESD	Charged device model (CDM) <sup>(4)</sup>	1.5	kV
	Machine model (MM) <sup>(5)</sup>	200	V
Latch-up	Latch-up immunity (all pins)	200	mA
	Lead temperature (soldering, 10sec)	250	°C
	Output short-circuit duration	see note (6)	

- 1. All voltage values are measured with respect to the ground pin.
- 2. With two sides, two-plane PCB following the EIA/JEDEC JESD51-7 standard.
- 3. Human body model: A 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k $\Omega$  resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
- 4. Charged device model: all pins and the package are charged together to the specified voltage and then discharged directly to the ground through only one pin. This is done for all pins.
- 5. Machine model: A 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5  $\Omega$ ). This is done for all couples of connected pin combinations while the other pins are floating.
- 6. Short-circuits can cause excessive heating. Destructive dissipation can result from a short-circuit on one or two amplifiers simultaneously.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	2.5 to 5.5	V
V <sub>icm</sub>	Common mode input voltage range	GND to V <sub>CC</sub>	V
C <sub>L</sub>	Load capacitor $ \begin{array}{l} R_L < 100 \; \Omega \\ R_L > 100 \; \Omega \end{array} $	400 100	pF

# 2 Electrical characteristics

Table 3. Electrical characteristics for  $V_{CC+} = +5 \text{ V}$ ,  $V_{CC-} = 0 \text{ V}$ , and  $T_{amb} = 25^{\circ} \text{ C}$  (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply current - No input signal, no load $T_{min} < T_{op} < T_{max}$		5.5	7.2 7.2	mA
V <sub>IO</sub>	Input offset voltage ( $V_{icm} = V_{CC}/2$ ) $T_{min} < T_{op} < T_{max}$		1	5 7	mV
$\Delta V_{IO}$	Input offset voltage drift		2		μV/°C
I <sub>IB</sub>	Input bias current - $V_{icm} = V_{CC}/2$ $T_{min} < T_{op} < T_{max}$		200	500 500	nA
I <sub>IO</sub>	Input offset current $V_{icm} = V_{CC}/2$		10		nA
V <sub>OH</sub>	High level output voltage $R_L = 16\Omega$ $R_L = 16\Omega, \ T_{min} < T_{op} < T_{max}$ $I_{out} = 200 mA$	4.2	4.4 4		٧
	V <sub>CC</sub> = 4.75V, T = 125° C, I <sub>out</sub> = 25mA	4.3			V
V <sub>OL</sub>	Low level output voltage $R_L = 16\Omega$ $R_L = 16\Omega, \ T_{min} < T_{op} < T_{max}$ $I_{out} = 200 mA$		0.55	0.65 0.95	٧
	V <sub>CC</sub> = 4.75V, T = 125°C, I <sub>out</sub> = 25mA			0.45	V
A <sub>VD</sub>	Large signal voltage gain $R_L = 16\Omega$		95		dB
GBP	Gain bandwidth product $R_L = 32\Omega$	1.35	2.2		MHz
CMR	Common mode rejection ratio		80		dB
SVR	Supply voltage rejection ratio		95		dB
SR	Slew rate, unity gain inverting $R_L = 16\Omega$	0.45	0.7		V/µs
$\Phi_{m}$	Phase margin at unit gain $R_L = 16\Omega$ , $C_L = 400$ pF		56		degrees
G <sub>m</sub>	Gain margin $R_L = 16\Omega$ , $C_L = 400pF$		18		dB
e <sub>n</sub>	Equivalent input noise voltage F = 1kHz		17		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
Crosstalk	Channel separation $R_L = 16\Omega$ , $F = 1$ kHz		100		dB

Table 4. Electrical characteristics for  $V_{CC+}$  = +3.3 V,  $V_{CC-}$  = 0 V, and  $T_{amb}$  = 25° C (unless otherwise specified)<sup>(1)</sup>

Symbol	Table 5. Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply current - No input signal, no load $T_{min} < T_{op} < T_{max}$		5.3	7.2 7.2	mA
V <sub>IO</sub>	Input offset voltage ( $V_{icm} = V_{CC}/2$ ) $T_{min} < T_{op} < T_{max}$		1	5 7	mV
$\Delta V_{IO}$	Input offset voltage drift		2		μV/°C
I <sub>IB</sub>	Input bias current - $V_{icm} = V_{CC}/2$ $T_{min} < T_{op} < T_{max}$		200	500 500	nA
I <sub>IO</sub>	Input offset current $V_{icm} = V_{CC}/2$		10		nA
V <sub>OH</sub>	High level output voltage $R_L = 16\Omega$ $R_L = 16\Omega, \ T_{min} < T_{op} < T_{max}$ $I_{out} = 200 \ mA$	2.68 2.64	2.85		<b>V</b>
V <sub>OL</sub>	Low level output voltage $R_L = 16\Omega$ $R_L = 16\Omega, \ T_{min} < T_{op} < T_{max}$ $I_{out} = 200 mA$		0.45	0.52 0.65	V
A <sub>VD</sub>	Large signal voltage gain $R_L = 16\Omega$		92		dB
GBP	Gain bandwidth product $R_L = 32\Omega$	1.2	2		MHz
CMR	Common mode rejection ratio		75		dB
SVR	Supply voltage rejection ratio		95		dB
SR	Slew rate, unity gain inverting $R_L = 16\Omega$	0.45	0.7		V/µs
$\Phi_{m}$	Phase margin at unit gain $R_L = 16\Omega$ , $C_L = 400 pF$		57		degrees
G <sub>m</sub>	Gain margin $R_L = 16\Omega$ $C_L = 400pF$		16		dB
e <sub>n</sub>	Equivalent input noise voltage F = 1kHz		17		<u>nV</u> √Hz
Crosstalk	Channel separation $R_L = 16\Omega$ , $F = 1 \text{kHz}$		100		dB

<sup>1.</sup> All electrical values are guaranteed by correlation with measurements at 2.7 V and 5 V.

Table 6. Electrical characteristics for  $V_{CC}$  = +2.7 V,  $V_{CC}$  = 0 V, and  $T_{amb}$  = 25° C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply current - No input signal, no load $T_{min} < T_{op} < T_{ma}$		5.3	6.4 6.4	mA
V <sub>IO</sub>	Input offset voltage ( $V_{icm} = V_{CC}/2$ ) $T_{min} < T_{op} < T_{max}$		1	5 7	mV
$\Delta V_{IO}$	Input offset voltage drift		2		μV/°C
I <sub>IB</sub>	Input bias current - $V_{icm} = V_{CC}/2$ $T_{min} < T_{op} < T_{max}$		200	500 500	nA
I <sub>IO</sub>	Input offset current $V_{icm} = V_{CC}/2$		10		nA
V <sub>OH</sub>	High level output voltage $R_L = 16\Omega$ $R_L = 16\Omega, \ T_{min} < T_{op} < T_{max}$ $I_{out} = 20 \text{ mA}$	2.3 2.25	2.85		>
V <sub>OL</sub>	Low level output voltage $R_L = 16\Omega$ $R_L = 16\Omega, \ T_{min} < T_{op} < T_{max}$ $I_{out} = 200 mA$		0.45	0.37 0.42	V
A <sub>VD</sub>	Large signal voltage gain $R_L = 16\Omega$		92		dB
GBP	Gain bandwidth product $R_L = 32\Omega$	1.2	2		MHz
CMR	Common mode rejection ratio		75		dB
SVR	Supply voltage rejection ratio		95		dB
SR	Slew rate, unity gain inverting $R_L = 16\Omega$	0.45	0.7		V/µs
$\Phi_{m}$	Phase margin at unit gain $R_L = 16\Omega$ , $C_L = 400pF$		57		degrees
G <sub>m</sub>	Gain margin $R_L = 16 \Omega C_L = 400 pF$		16		dB
e <sub>n</sub>	Equivalent input noise voltage F = 1kHz		17		<u>nV</u> √Hz
Crosstalk	Channel separation $R_L = 16\Omega$ , $F = 1kHz$		100		dB

Figure 1. Current consumption vs. supply voltage




Figure 2. Voltage drop vs. output sourcing current




Figure 3. Voltage drop vs. output sinking current




Figure 4. Voltage drop vs. supply voltage (sourcing)




Figure 5. Voltage drop vs. supply voltage (sinking)




Figure 6. Voltage drop vs. temperature (I<sub>out</sub> = 50 mA)




Figure 7. Voltage drop vs. temperature (I<sub>out</sub> = 100 mA)




Figure 8. Voltage drop vs. temperature (I<sub>out</sub> = 200 mA)




Figure 9. Open loop gain and phase vs. frequency




Figure 10. Open loop gain and phase vs. frequency




Figure 11. Open loop gain and phase vs. frequency




Figure 12. Open loop gain and phase vs. frequency




Figure 13. Open loop gain and phase vs. frequency




Figure 14. Open loop gain and phase vs. frequency




Figure 15. Open loop gain and phase vs. frequency




Figure 16. Open loop gain and phase vs. frequency




Figure 17. Open loop gain and phase vs. frequency




Figure 18. Open loop gain and phase vs. frequency





Figure 19. Phase margin vs. supply voltage

Figure 20. Gain margin vs. supply voltage







Figure 21. Phase margin vs. supply voltage

Figure 22. Gain margin vs. supply voltage








Figure 23. Phase margin vs. supply voltage

Figure 24. Gain margin vs. supply voltage






10/20

Figure 25. Phase margin vs. supply voltage

Figure 26. Gain margin vs. supply voltage







Figure 27. Phase margin vs. supply voltage

Figure 28. Gain margin vs. supply voltage







Figure 29. Distortion vs. output voltage

Figure 30. Distortion vs. output voltage







Figure 31. Distortion vs. output voltage

Figure 32. Distortion vs. output voltage







Figure 33. Crosstalk vs. frequency

Figure 34. Crosstalk vs. frequency







Figure 35. Crosstalk vs. frequency

Figure 36. Crosstalk vs. frequency







Figure 37. Crosstalk vs. frequency

Figure 38. Equivalent input noise voltage vs. frequency







Figure 39. Power supply rejection ratio vs. frequency




## 3 Application information

### 3.1 Exposed-pad package description

The dual operational amplifier TS982 is housed in an SO-8 exposed-pad plastic package. As shown in *Figure 40*, the die is mounted and glued on a lead frame. This lead frame is exposed as a thermal pad on the underside of the package. The thermal contact is direct with the die and therefore, offers an excellent thermal performance in comparison with the common SO packages. The thermal contact between the die and the exposed-pad is characterized using the parameter  $R_{\text{thjc}}$ .

Figure 40. Exposed-pad plastic package



As 90% of the heat is removed through the pad, the thermal dissipation of the circuit is directly linked to the copper area soldered to the pad. In other words, the  $R_{thja}$  depends on the copper area and the number of layers of the printed circuit board under the pad.

TS982 TEST BOARD

+

50.8 (mm)

Figure 41. TS982 test board layout: 6 cm<sup>2</sup> of copper topside

## 3.2 Exposed-pad electrical connection

In the SO-8 exposed-pad package, the silicon die is mounted on the thermal pad (see *Figure 40*). The silicon substrate is not directly connected to the pad because of the glue. Therefore, the copper area of the exposed-pad must be connected to the substrate voltage  $(V_{CC}^-)$  pin 4.

#### 3.3 Thermal management benefits

A good thermal design is important to maintain the temperature of the silicon junction below  $T_j = 150^{\circ}$  C as given in the absolute maximum ratings and also to maintain the operating power level.

Another effect of temperature is that the life expectancy of an integrated circuit decreases exponentially when operating at high temperature over an extended period of time. It is estimated that, the chip failure rate doubles for every 10° to 20° C. This demonstrates that reducing the junction temperature is also important to improve the reliability of the amplifier.

Because of the high dissipation capability of the SO-8 exposed-pad package, the dual opamp TS982 has a lower junction temperature for high current applications in high ambient temperatures.

### 3.4 Thermal management guidelines

The following guidelines are a simple procedure to determine the PCB you should use in order to get the best from the SO-8 exposed-pad package:

1. Determine the total power P<sub>total</sub> to be dissipated by the IC.

 $P_{total} = I_{CC} \times V_{CC} + V_{drop1} \times I_{out1} + V_{drop2} \times I_{out2}$ 

 $I_{CC}$  x  $V_{CC}$  is the DC power needed by the TS982 to operate with no load. Refer to *Figure 1: Current consumption vs. supply voltage on page* 7 to determine  $I_{CC}$  versus  $V_{CC}$  and versus temperature.

The other terms are the power dissipated by the two operators to source the load. If the output signal can be assimilated to a DC signal, you can calculate the dissipated power using the voltage drop curves versus output current, supply voltage, and temperature (Figure 2 on page 7 to Figure 8 on page 8).

- 2. Specify the maximum operating temperature, (T<sub>a</sub>) of the TS982.
- Specify the maximum junction temperature (T<sub>j</sub>) at the maximum output power. As discussed above, T<sub>j</sub> must be below 150°C and as low as possible for reliability considerations.

Therefore, the maximum thermal resistance between junction and ambient R<sub>thia</sub> is:

$$R_{thja} = (T_i - T_a)/P_{total}$$

Different PCBs can give the right  $R_{thja}$  for a given application. *Figure 42* gives the  $R_{thja}$  of the SO-8 exposed pad versus the copper area of a top side PCB.




Figure 42. R<sub>thia</sub> of the TS982 vs. top side copper area

The ultimate  $R_{thja}$  of the package on a 4-layer PCB under natural convection conditions, is 45° C/W by using two power planes and metallized holes.

## 3.5 Parallel operation

Using the two amplifiers of the TS982 in parallel mode provides a higher output current: 400 mA.




Figure 43. Parallel operation: 400 mA output current

TS982 Package information

# 4 Package information

In order to meet environmental requirements, STMicroelectronics offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an STMicroelectronics trademark. ECOPACK specifications are available at: <a href="https://www.st.com">www.st.com</a>.

17/20

Package information TS982




Figure 44. SO-8 exposed pad package mechanical drawing

Table 7. SO-8 exposed pad package mechanical data

	Dimensions					
Ref.	Millimeters					
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	1.35		1.75	0.053		0.069
A1	0.10		0.15	0.04		0.059
A2	1.10		1.65	0.043		0.065
В	0.33		0.51	0.013		0.020
С	0.19		0.25	0.007		0.010
D	4.80		5.00	0.189		0.197
D1		3.1			0.122	
Е	3.80		4.00	0.150		0.157
E1		2.41			0.095	
е		1.27			0.050	
Н	5.80		6.20	0.228		0.244
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
k	8° (max.)					
ddd			0.1			0.04

TS982 Ordering information

# 5 Ordering information

Table 8. Order codes

Order code	Temperature range	Package	Packing	Marking	
TS982IDW		SO-8 exposed-pad	Tube	- TS982I	
TS982IDWT	-40° C to +125° C	30-8 exposed-pad	Tape & reel		
TS982IYDW <sup>(1)</sup>	-40 C t0 +125 C	SO-8 exposed-pad	Tube	TS982IY	
TS982IYDWT <sup>(1)</sup>		(Automotive grade)	Tape & reel	1390211	

Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q 002 or equivalent.

# 6 Revision history

Table 9. Document revision history

Date	Revision	Changes
02-Jan-2004	1	First release.
01-Feb- 2004	2	Order codes modified on cover page.
01-Dec-2005	3	PPAP references inserted in the datasheet see <i>Table 5: Ordering information on page 19.</i>
02-Apr-2006	4	$V_{OH}$ and $V_{OL}$ limits (at $V_{CC}$ = 4.75 V, $T_{amb}$ = 125° C) added in <i>Table 3. on page 4.</i>
24-Oct-2006	5	Corrections to Section 3.3: Thermal management benefits and Section 3.4: Thermal management guidelines on page 15.  Pad size added to package mechanical data table under SO-8 exposed pad package mechanical drawing on page 18, and stand-off value corrected.  Corrected value of V <sub>OH</sub> for V <sub>CC</sub> = 2.7 V.
5-Jun-2008 6		Moved ordering information from cover page to end of document.  Added footnotes for ESD parameters in <i>Table 1: Absolute maximum ratings (AMR)</i> .  Added footnote for automotive grade parts in <i>Table 8: Order codes</i> .

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

